

SPT7866

# 10-BIT, 60 MSPS A/D CONVERTER

# **TECHNICAL DATA**

NOVEMBER 20, 2001

# FEATURES

- 60 MSPS maximum sample rate
- 9.4 effective number of bits at  $f_{IN}$  = 10 MHz and  $f_{S}$  = 60 MSPS
- 2 V<sub>P-P</sub> full-scale input range
- Differential input 2.5 V common mode
- Internal or external voltage reference
- Common-mode voltage reference output
- +3 V / +5 V digital output logic compatibility
- +5 V analog power supply
- Sleep mode power dissipation: 55 mW

# **GENERAL DESCRIPTION**

The SPT7866 is a 10-bit, 60 MSPS analog-to-digital converter with low power dissipation at only 480 mW typical at 60 MSPS with a power supply of +5.0 V. The digital outputs are +3 V or +5 V, and are user selectable. The SPT7866 has incorporated proprietary circuit design and CMOS

# APPLICATIONS

- Video imaging
- Medical imaging
- Radar receivers
- IR imaging
- Digital communications

processing technologies to achieve its advanced performance. Inputs and outputs are TTL/CMOS compatible to interface with TTL/CMOS logic systems. Output data format is offset binary.

The SPT7866 is available in a 28-lead SSOP package over the commercial temperature range.



# ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) 25 °C

Supply Voltages		Output	
V <sub>DD</sub>	6.0 V	Digital Outputs	to $V_{DD}$ +0.7 V
OV <sub>DD</sub>	. 6.0 V	Temperature	
Input Voltages		Operating Temperature	0 to +70 °C
Analog Input –0.3 V to V <sub>DD</sub> – CLK Input –0.3 V to V <sub>DD</sub> –	+0.7 V +0.7 V	Storage Temperature –	65 to +150 °C

Note: Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

# **ELECTRICAL SPECIFICATIONS**

T<sub>A</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>DD</sub>=+5.0 V, *f*<sub>S</sub>=60 MSPS, V<sub>REFH</sub>=3.0 V, V<sub>REFL</sub>=2.0 V, OV<sub>DD</sub>=3.0 V, unless otherwise specified.

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7866 TYP	MAX	UNITS
Resolution			10			Bits
DC Accuracy Differential Linearity Error (DLE) Integral Linearity Error (ILE) No Missing Codes	@ +25 °C full temperature @ +25 °C full temperature	V V V VI		±0.8 ±0.8 ±0.6 ±1.0 Guaranteed		LSB LSB LSB LSB
Analog Input Input Voltage Range (Differential) Input Common Mode (V <sub>CM</sub> ) Input Capacitance Input Bandwidth Common Mode Rejection Ratio (CMRR)		V IV V V V	2 97	±1 2.5 4 57	3	V V pF MHz dB
Timing Characteristics Conversion Rate Pipeline Delay (Latency) Output Delay (t <sub>D</sub> ) Aperture Delay Time (t <sub>AP</sub> ) Aperture Jitter Time		VI IV IV V		6 7 1 11	60	MSPS clocks ns ns ps (rms)
<b>Dynamic Performance</b> Effective Number of Bits (ENOB) $f_{IN} = 10$ MHz, $f_{CLK} = 60$ MSPS Signal-to-Noise Ratio (SNR) $f_{IN} = 10$ MHz, $f_{CLK} = 60$ MSPS Total Harmonic Distortion (THD) $f_{IN} = 10$ MHz, $f_{CLK} = 60$ MSPS Signal-to-Noise and Distortion (SINAD) $f_{IN} = 10$ MHz, $f_{CLK} = 60$ MSPS Spurious Free Dynamic Range (SFDR) $f_{IN} = 10$ MHz, $f_{CLK} = 60$ MSPS	25 °C 0 °C to +70 °C 25 °C	I IV IV IV IV	9.3 9.3 58 57 57 57	9.4 9.4 59 59 -71 -69 58 58 58	-66 -66	Bits Bits dB dB dB dB dB dB
$f_{IN}$ = 10 MHz, $f_{CLK}$ = 60 MSPS	25 °C 0 °C to +70 °C		67 67	73 71		dB dB

# **ELECTRICAL SPECIFICATIONS**

T<sub>A</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>DD</sub>=+5.0 V, *f*<sub>S</sub>=60 MSPS, V<sub>REFH</sub>=3.0 V, V<sub>REFL</sub>=2.0 V, OV<sub>DD</sub>=3.0 V, unless otherwise specified.

PARAMETERS	TEST	TEST	MIN	SPT7866 TYP	МАХ	UNITS
Power Supply Requirements		IV	4 75	5.0	5.25	v
$V_{DD}$ Voltage (Output Supply) $V_{DD}$ Current $OV_{DD}$ Current		IV VI VI	2.7	3.0/5.0 98 10	5.25	V mA mA
Power Dissipation External Voltage Reference Internal Voltage Reference Sleep Mode Power Dissipation		VI VI		482 480	513 512	mW mW
External Voltage Reference Internal Voltage Reference Power Supply Rejection Ratio (PSRR)		VI VI V		45 55 51	47 57	mW mW dB
Internal References Common Mode Voltage Reference (V <sub>CM</sub> ) Common Mode Voltage Tempco	IO = −1 μA	VI V	2.4	2.5 100	2.6	V ppm/°C
Reference Low Output Voltage (V <sub>REFL</sub> ) Reference High Output Voltage (V <sub>REFH</sub> )	$(EXT/\overline{INT}) = 0$ $(EXT/INT) = 0$	VI VI	1.95 2.95	2.0 3.0	2.05 3.05	V V
External References Reference Low Input Voltage Range Reference High Input Voltage Range	$(EXT/\overline{INT}) = 1$ $(EXT/\overline{INT}) = 1$	IV IV	1.7 2.7	2.0 3.0	2.3 3.3	V V
Digital Outputs Output Voltage High Output Voltage Low	IO = -2 mA IO = 2 mA	VI VI	85% OV <sub>DD</sub>	90% OV <sub>DD</sub> 0.2	OV <sub>DD</sub> 0.4	V V
Digital Inputs Input High Voltage Input Low Voltage Input High Current Input Low Current		VI VI VI VI	80% V <sub>DD</sub>		20% V <sub>DD</sub> ±100 ±100	V V μA μA
Clock Inputs Clock Inputs High Voltage Clock Inputs Low Voltage Clock Inputs High Current Clock Inputs Low Current		VI VI VI VI	2		5 0.4 ±115 ±115	V V μA μA

## **TEST LEVEL CODES**

All electrical characteristics are subject to the following conditions:

All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

## TEST LEVEL TEST PROCEDURE

Т

Ш

III

IV

V

VI

100% production tested at the specified temperature.

100% production tested at  $T_A = +25$  °C, and sample tested at the specified temperatures.

QA sample tested only at the specified temperatures.

- Parameter is guaranteed (but not tested) by design and characterization data.
- Parameter is a typical value for information purposes only.

100% production tested at  $T_A = +25$  °C. Parameter is guaranteed over specified temperature range.





# **TYPICAL INTERFACE CIRCUIT**

# REFERENCES

The SPT7866 has a differential analog input. The input range is determined by the voltages VIN and VIN applied to reference pins REF<sub>H</sub> and REF<sub>L</sub> respectively, and is equal to  $\pm (V_{IN} - V_{IN})$ . Externally generated reference voltages connected to REF<sub>H</sub> and REF<sub>L</sub> should be symmetric around 2.5 V. The input range can be defined between ±0.6 V and ±1.5 V. An internal reference exists, providing reference voltages at pins REF<sub>H</sub> and REF<sub>L</sub> equal to +3.0 V (V<sub>REFH</sub>) and +2.0 V (V<sub>REFL</sub>). These can be connected to REF<sub>H</sub> and REF<sub>L</sub> by connecting pin EXT/INT to GND. The references should be bypassed as close to the converter pins as possible using 100 nF capacitors in parallel with smaller capacitors (e.g. 220 pF) to ground.

# **ANALOG INPUT**

The input of the SPT7866 can be configured in various ways, dependent upon whether a single-ended or differential, AC- or DC-coupled input is wanted.

AC-coupled input is most conveniently implemented using a transformer with a center-tapped secondary winding. The center tap is connected to the V<sub>CM</sub> node, as shown in figure 1. In order to obtain low distortion, it is important that the selected transformer does not exhibit core saturation at full scale. Excellent results are obtained with the Mini-

Circuits T1-6T or T1-1T. Proper termination of the input is important for input signal purity. A small capacitor (typically 68 pF) across the inputs attenuates kickback noise from the sample-and-hold. A small capacitor (1 nF) between V<sub>CM</sub> and ground has also been proven to be advantageous.

If a DC-coupled, single-ended input is wanted, a solution based on operational amplifiers, as shown in figure 2, is usually preferred. The AD8138 is suggested for low distortion and video bandwidth. Lower cost operational amplifiers may be used if the demands are less strict.

#### Figure 2 - DC-Coupled, Single-Ended to Differential Conversion (power supplies and bypassing



#### DIFFERENTIAL CLOCK INPUT

The SPT7866 clock can be driven differentially or singleended. When driven differentially,  $\overline{CLK}$  and CLK accommodate differential sinusodial signals centered around  $V_{DD}/2$ . The peak-to-peak value should be 0.8 V. In order to preserve accuracy at high input frequency, it is important that the clock have low jitter. The differential clock input is made to allow a low-jitter clock design. To ensure low jitter, the differential input should be a pure sine wave with low white noise floor.

#### SINGLE-ENDED CLOCK INPUT

For single-ended operation, the  $\overline{\text{CLK}}$  node is internally biased to 1.5 V, and should externally be decoupled to ground by a capacitor. A CMOS logic level clock (5 V or 3 V) is applied at the CLK node. (To get an inverted clock input, CLK should be decoupled and the clock signal applied at the  $\overline{\text{CLK}}$  node). The duty cycle of the clock should be close to 50%. Consecutive pipeline stages in the ADC are clocked in antiphase. With a 50% duty cycle, every stage has the same time for settling. If the duty cycle devi-

#### Figure 3 – Driving Differential Inputs with a Differential Configuration



# Figure 4 – Driving Differential Inputs with a Single-Ended Configuration



## Figure 5 – Timing Diagram

ates from 50%, every second stage has a shorter time for settling; thus it operates less accurately, causing degradation of SNR.

In order to preserve accuracy at high input frequency, it is important that the clock have low jitter and steep edges. Rise/fall times should be kept shorter than 2 ns whenever possible. Overshoot should be minimized. Low jitter is especially important when converting high-frequency input signals. Jitter causes the noise floor to rise proportionally to input signal frequency. Jitter may be caused by crosstalk on the PCB. It is therefore recommended that the clock trace on the PCB be made as short as possible.

## **DIGITAL OUTPUTS**

The digital output data appears in offset binary code at CMOS logic levels. Full-scale negative input results in output code 000...0. Full-scale positive input results in output code 111...1. Output data is available 6 clock cycles after the data is sampled. The analog input is sampled one aperture delay ( $t_{AP}$ ) after the high-to-low clock transition. Output data should be sampled as shown in the timing diagram (figure 5). The OR pin is an out-of-range pin; if the outputs go either over or under range, OR is set high.

## PCB LAYOUT AND DECOUPLING

A well designed PCB is necessary to get good spectral purity from any high-performance ADC. A multilayer PCB with a solid ground plane is recommended for optimum performance. If the system has a split analog and digital ground plane, it is recommended that all ground pins on the ADC be connected to the analog ground plane. It is our experience that this gives the best performance. The power supply pins should be bypassed using 100 nF surface mounted capacitors as close to the package pins as possible. Analog and digital supply pins should be separately filtered.



# PACKAGE OUTLINE

28-Lead SSOP



	INC	HES	MILLI	METERS	
SYMBOL	MIN	MAX	MIN	MAX	
А	0.390	0.413	9.90	10.50	
В	0.002	0.008	0.05	0.20	
С	0.02	6 typ	0.65 BSC		
D	0.009	0.015	0.22	0.38	
E	0.004	0.010	0.09	0.25	
F	0.065	0.073	1.65	1.85	
G	0.022	0.037	0.55	0.95	
Н	0.291	0.323	7.40	8.20	
I	0.197	0.220	5.00	5.60	

# **PIN ASSIGNMENTS**



# **PIN FUNCTIONS**

Name F	unction
GND	Analog ground
V <sub>DD</sub>	Analog +5 V
OGND	Output ground
OV <sub>DD</sub>	Supply voltage for digital outputs 3 V/5 V
REFL	Reference pin low, input for external reference, bypass with capacitor (10 µF) when internal reference is selected.
REF <sub>H</sub>	Reference pin high, input for external reference, bypass with capacitor (10 µF) when internal voltage is selected.
V <sub>CM</sub>	2.5 V common mode voltage reference output
VIN	Non-inverted analog input
VIN	Inverted analog input
CLK	Clock input pin
CLK	Complement of clock input pin, internally biased to $1.5 \text{ V}$ ; if single-ended clock is used, bypass to GND with 10 $\mu$ F
D0–D9	Digital outputs; D0 = LSB; 3 V/5 V compatible
OR	Out-of-range bit; 3 V/5 V compatible
EXT/INT	EXT/INT = 1, external reference used; internal reference powered down
	EXT/INT = 0, internal reference used; internally pulled down
Sleep	$\overline{\text{Sleep}} = 1, \text{ normal operation; internally pulled}$ $\frac{\text{up}}{\text{Sleep}} = 0, \text{ powered-down mode}$

# **ORDERING INFORMATION**

PART NUMBER	<b>TEMPERATURE RANGE</b>	PACKAGETYPE
SPT7866SCR	0 to +70 °C	28L SSOP

# DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

# LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© Copyright 2002 Fairchild Semiconductor Corporation