

CDK2307

Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters

FEATURES

- 13-bit resolution
- 20/40/65/80MSPS maximum sampling rate
- Ultra-low power dissipation: 30/55/85/102mW
- 72.5dB SNR at 8MHz Fin
- Internal reference circuitry
- 1.8V core supply voltage
- 1.7V 3.6V I/O supply voltage
- Parallel CMOS output
- 64-pin TQFP package
- Dual channel

APPLICATIONS

- Medical Imaging
- Portable Test Equipment
- Digital Oscilloscopes
- IF Communication


General Description

The CDK2307 is a high performance, low power dual Analog-to-Digital Converter (ADC). The ADC employs internal reference circuitry, a CMOS control interface and CMOS output data, and is based on a proprietary structure. Digital error correction is employed to ensure no missing codes in the complete full scale range.

Several idle modes with fast startup times exist. Each channel can be independently powered down and the entire chip can either be put in Standby Mode or Power Down mode. The different modes are optimized to allow the user to select the mode resulting in the smallest possible energy consumption during idle mode and startup.

The CDK2307 has a highly linear THA optimized for frequencies up to Nyquist. The differential clock interface is optimized for low jitter clock sources and supports LVDS, LVPECL, sine wave and CMOS clock inputs.

Functional Block Diagram



Ordering Information


Part Number	Speed	Package	Pb-Free	RoHS Compliant	Operating Temperature Range	Packaging Method
CDK2307AITQ64	20MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tray
CDK2307AITQ64X	20MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tape & Reel
CDK2307BITQ64	40MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tray
CDK2307BITQ64X	40MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tape & Reel
CDK2307CITQ64	65MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tray
CDK2307CITQ64X	65MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tape & Reel
CDK2307DITQ64	80MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tray
CDK2307DITQ64X	80MSPS	TQFP-64	Yes	Yes	-40°C to +85°C	Tape & Reel

Moisture sensitivity level for all parts is MSL-3.

©2008 CADEKA Microcircuits LLC www.cadeka.com

Pin Configuration

TQFP-64



Pin Assignments

Pin No.	Pin Name	Description
1, 18, 23	DV _{DD}	Digital and I/O-ring pre driver supply voltage, 1.8V
2	CM_EXT	Common Mode voltage output
3, 9, 12	AV _{DD}	Analog supply voltage, 1.8V
4, 5, 8	AV _{SS}	Analog ground
6, 7	IPO, INO	Analog input Channel 0 (non-inverting, inverting)
10, 11	IP1, IN1	Analog input Channel 1 (non-inverting, inverting)
13	DV _{SSCLK}	Clock circuitry ground
14	DV _{DDCLK}	Clock circuitry supply voltage, 1.8V
15	CLKP	Clock input, non-inverting (Format: LVDS, PECL, CMOS/TTL, Sine Wave)
16	CLKN	Clock input, inverting. For CMOS input on CLKP, bypass CLKN to ground with a 10nF capacitor
17, 64	DV _{SS}	Digital circuitry ground
19	CLK_EXT_EN	CLK_EXT signal enabled when low (zero). Tristate when high.
20	D _{FRMT}	Data format selection. 0: Offset Binary, 1: Two's Complement
21	PD_N	Full chip Power Down mode when Low. All digital outputs reset to zero. After chip power up, always apply Power Down mode before using Active Mode to reset chip.
22	OE_N_1	Output Enable Channel 0. Tristate when high.
24, 41, 58	O _{VDD}	I/O ring post-driver supply voltage. Voltage range 1.7V to 3.6V.
25, 40, 57	Ovss	Ground for I/O ring
26	D1_0	Output Data Channel 1 (LSB, 13-bit output or 1V _{pp} full scale range)

www.cadeka.com 🔀 2

Pin Assignments (Continued)

Pin No.	Pin Name	Description
27	D1_1	Output Data Channel 1 (LSB, 12-bit output 2V _{pp} full scale range)
28	D1_2	Output Data Channel 1
29	D1_3	Output Data Channel 1
30	D1_4	Output Data Channel 1
31	D1_5	Output Data Channel 1
32	D1_6	Output Data Channel 1
33	D1_7	Output Data Channel 1
34	D1_8	Output Data Channel 1
35	D1_9	Output Data Channel 1
36	D1_10	Output Data Channel 1
37	D1_11	Output Data Channel 1 (MSB for 1V _{pp} full scale range, see Reference Voltages section)
38	D1_12	Output Data Channel 1 (MSB for 2V _{pp} full scale range)
39	ORNG_1	Out of Range flag Channel 1. High when input signal is out of range
42	CLK_EXT	Output clock signal for data synchronization. CMOS levels.
43	D0_0	Output Data Channel 0 (LSB, 13 bit output or 1Vpp full scale range)
44	D0_1	Output Data Channel 0 (LSB, 12 bit output 2Vpp full scale range)
45	D0_2	Output Data Channel 0
46	D0_3	Output Data Channel 0
47	D0_4	Output Data Channel 0
48	D0_5	Output Data Channel 0
49	D0_6	Output Data Channel 0
50	D0_7	Output Data Channel 0
51	D0_8	Output Data Channel 0
52	D0_9	Output Data Channel 0
53	D0_10	Output Data Channel 0
54	D0_11	Output Data Channel 0 (MSB for 1V _{pp} full scale range, see Reference Voltages section)
55	D0_12	Output Data Channel 0 (MSB for 2V _{pp} full scale range)
56	ORNG_0	Out of Range flag Channel 0. High when input signal is out of range.
59	OE_N_0	Output Enable Channel 0. Tristate when low.
60, 61	CM_EXTBC_1, CM_EXTBC_0	Bias control bits for the buffer driving pin CM_EXT 00: Off
62, 63	SLP_N_1, SLP_N_0	Sleep Mode 00: Sleep Mode 10: Channel 1 active 11: Both channels active

©2008 CADEKA Microcircuits LLC www.cadeka.com 🔼 3

Absolute Maximum Ratings

The safety of the device is not guaranteed when it is operated above the "Absolute Maximum Ratings". The device should not be operated at these "absolute" limits. Adhere to the "Recommended Operating Conditions" for proper device function. The information contained in the Electrical Characteristics tables and Typical Performance plots reflect the operating conditions noted on the tables and plots.

Parameter	Min	Max	Unit
AV _{DD} , AV _{SS}	-0.3	+2.3	V
DV _{DD} , DV _{SS}	-0.3	+2.3	V
AVSS, DVSSCK, DVSS, OVSS	-0.3	+0.3	V
OV _{DD} , OV _{SS}	-0.3	+3.9	V
CKP, CKN, DV _{SSCK}	-0.3	+3.9	V
Analog inputs and outpts (IPx, INx, AV _{SS})	-0.3	+2.3	V
Digital inputs	-0.3	+3.9	V
Digital outputs	-0.3	+3.9	V

Reliability Information

Parameter	Min	Тур	Max	Unit
Junction Temperature			TBD	°C
Storage Temperature Range	-60		+150	°C
Lead Temperature (Soldering, 10s)		TBD		°C
Package Thermal Resistance				
64-Lead TQFP		TBD		°C/W

Notes:

Package thermal resistance (θ_{JA}), JDEC standard, multi-layer test boards, still air.

ESD Protection

Product	TQFP-64
Human Body Model (HBM)	TBD
Charged Device Model (CDM)	TBD

Recommended Operating Conditions

Parameter	Min	Тур	Max	Unit
Operating Temperature Range	-40		+85	°C

©2008 CADEKA Microcircuits LLC www.cadeka.com 🔁 4

Electrical Characteristics

(AV_{DD}=1.8V, DV_{DD}=1.8V, DV_{DDCLK}=1.8V, OV_{DD}=2.5V, 50MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, 13-bit output, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy						
	No Missing Codes			Guaranteed	d	
	Offset Error	Midscale offset		TBD		mV
	Gain Error	Full scale range deviation from typical	-6		6	%FS
	Gain Matching	Gain matching between channels		±0.05		%FS
DNL	Differential Non-Linearity	12-bit level	-1		1	LSB
INL	Integral Non-Linearity	12-bit level	-1		1	LSB
V _{CMO}	Common Mode Voltage Output			V _{AVDD} /2		V
Analog Input						
V _{CMI}	Input Common Mode	Analog input common mode voltage	V _{CM} -0.1		V _{CM} +0.1	V
	Full Scale Range, Normal	Differential input voltage range,		2.0		Vpp
V_{FSR}	Full Scale Range, Option	Differential input voltage range, 1V (see section Reference Voltages)		1.0		Vpp
	Input Capacitance	Differential input capacitance		1.8	1 1 2	pF
	Bandwidth	Input bandwidth, full power	500			MHz
Power Supply	,					
AV _{DD} , DV _{DD}	Core Supply Voltage	Supply voltage to all 1.8V domain pins. See Pin Configuration and Description	1.7	1.8	1.9	V
OV_DD	I/O Supply Voltage	Output driver supply voltage (OV _{DD}). Must be higher than or equal to Core Supply Voltage (VOV _{DD} ≥ VOCV _{DD})	1.7	2.5	3.6	V

©2008 CADEKA Microcircuits LLC www.cadeka.com 🔀 5

Electrical Characteristics - CDK2307A

(AV_{DD}=1.8V, DV_{DD}=1.8V, DV_{DDCLK}=1.8V, OV_{DD}=2.5V, 20MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, 13-bit output, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Performance					,	
		$F_{IN} = 2MHz$		72.7		dBFS
CNID	G. I. N. B.	$F_{IN} = 8MHz$			dBFS	
SNR	Signal to Noise Ratio	$F_{IN} = FS / 2$		72.3		dBFS
		$F_{IN} = 20MHz$		72.0		dBFS
		$F_{IN} = 2MHz$		72.4		dBFS
CINIAD	Cincollo Naise and Distriction Datin	$F_{IN} = 8MHz$		72.0	72.6 72.3 72.0 72.4 72.0 71.3 71.4 84.9 88.7 80.1 85.5 -97.6 -100 -101 -95.7 -94.6 -88.7 -80.1 -96.8 11.7 11.6 11.6 -105	dBFS
SINAD Signal to Noise and Distortion Ratio	$F_{IN} = FS / 2$		71.3		dBFS	
	$F_{IN} = 20MHz$		71.4		dBFS	
		$F_{IN} = 2MHz$		84.9		dBc
		$F_{IN} = 8MHz$		88.7		dBc
SFDR	Spurious Free Dynamic Range	$F_{IN} = FS / 2$		80.1		dBc
		F _{IN} = 20MHz		85.5		dBc
		$F_{IN} = 2MHz$		-97.6		dBc
		$F_{IN} = 8MHz$		-100		dBc
HD2	Second order Harmonic Distortion	$F_{IN} = FS / 2$		-101		dBc
		F _{IN} = 20MHz		-95.7		dBc
		$F_{IN} = 2MHz$		-94.6	Max	dBc
		$F_{IN} = 8MHz$		-94.6 -88.7 -80.1 -96.8 11.7	dBc	
HD3	Third order Harmonic Distortion	$F_{IN} = FS / 2$		-80.1		dBc
		$F_{IN} = 20MHz$		-96.8	2.6	dBc
		$F_{IN} = 2MHz$		11.7		bits
		$F_{IN} = 8MHz$		72.7 72.6 72.3 72.0 72.4 72.0 72.4 72.0 71.3 71.4 84.9 88.7 80.1 85.5 -97.6 -100 -101 -95.7 -94.6 -88.7 -80.1 -96.8 11.7 11.7 11.6 11.6 11.6 11.6 11.6 11.8 2.9 2.4 20.9 9.2 30.1 9.9 20.5 9.2	bits	
ENOB	Effective number of Bits	$F_{IN} = FS / 2$			bits	
		$F_{IN} = 20MHz$			bits	
X _{TALK}	Crosstalk	Signal crosstalk between channels, $F_{IN1} = 8MHz$, $F_{IN0} = 9.9MHz$		-105		dBc
Power Supply	,					
AI _{DD}	Analog Supply Current			11.6		mA
DI _{DD}	Digital Supply Current	Digital core supply		1.8		mA
O.	Outrout Driver County	2.5V output driver supply, sine wave input, $F_{\text{IN}} = 1 \text{MHz}$		2.9		mA
OI _{DD}	Output Driver Supply	2.5V output driver supply, sine wave input, $F_{IN} = 1 \text{MHz, CLK_EXT disabled}$		2.4		mA
	Analog Power Dissipation			20.9		mW
	Digital Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1$ MHz, CLK_EXT disabled		9.2		mW
	Total Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1$ MHz, CLK_EXT disabled		30.1		mW
	Power Down Dissipation			9.9		μW
	Sleep Mode 1	Power Dissipation, Sleep mode one channel		20.5		mW
	Sleep Mode 2	Power Dissipation, Sleep mode both channels		9.2		mW
Clock Inputs						
	Max. Conversion Rate		20			MSPS
	Min. Conversion Rate				15	MSPS

©2008 CADEKA Microcircuits LLC www.cadeka.com 🛂 6

Electrical Characteristics - CDK2307B

(AV_{DD}=1.8V, DV_{DD}=1.8V, DV_{DDCLK}=1.8V, OV_{DD}=2.5V, 40MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, 13-bit output, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Performance						
		$F_{IN} = 2MHz$		73.2		dBFS
CND	C'avalla Naisa Balia	F _{IN} = 8MHz		73.0		dBFS
SNR	Signal to Noise Ratio	$F_{IN} = FS / 2$		72.5		dBFS
		$F_{IN} = 30MHz$		71.2		dBFS
		$F_{IN} = 2MHz$		72.1		dBFS
CINIAD	Cinnal to Naise and Distantian Datis	$F_{IN} = 8MHz$		72.0	73.2 73.0 72.5 71.2 72.1 72.0 71.7 70.6 81.3 82.0 81.6 82.1 -97.5 -103 -95.3 -85.1 -82.5 -85.3 -81.6 -95.8 11.7 11.7 11.6 11.4 -102 21.1 3.3 5.3 4.4 38.0 16.9 54.9	dBFS
SINAD	SINAD Signal to Noise and Distortion Ratio	$F_{IN} = FS / 2$		71.7		dBFS
		$F_{IN} = 30MHz$		70.6		dBFS
		$F_{IN} = 2MHz$		81.3		dBc
CEDD	Consideration Description	$F_{IN} = 8MHz$		82.0		dBc
SFDR	Spurious Free Dynamic Range	$F_{IN} = FS / 2$		73.0 72.5 71.2 72.1 72.0 71.7 70.6 81.3 82.0 81.6 82.1 -97.5 -103 -95.3 -85.1 -82.5 -85.3 -81.6 -95.8 11.7 11.7 11.6 11.4 -102 21.1 3.3 5.3 4.4 38.0 16.9	dBc	
		$F_{IN} = 30MHz$		82.1		dBc
		$F_{IN} = 2MHz$		-97.5		dBc
1100		$F_{IN} = 8MHz$		-103		dBc
HD2	Second order Harmonic Distortion	$F_{IN} = FS / 2$		-95.3		dBc
		$F_{IN} = 30MHz$		-85.1		dBc
		$F_{IN} = 2MHz$		-82.5		dBc
1100		$F_{IN} = 8MHz$		-85.3 -81.6 -95.8 11.7 11.7 11.6	dBc	
HD3	Third order Harmonic Distortion	$F_{IN} = FS / 2$				dBc
		$F_{IN} = 30MHz$			dBc	
		$F_{IN} = 2MHz$			bits	
=110=		$F_{IN} = 8MHz$				bits
ENOB	Effective number of Bits	$\begin{aligned} F_{\text{IN}} &= 2\text{MHz} & 11.7 \\ F_{\text{IN}} &= 8\text{MHz} & 11.7 \end{aligned}$	bits			
		$F_{IN} = 30MHz$		73.2 73.0 72.5 71.2 72.1 72.0 71.7 70.6 81.3 82.0 81.6 82.1 -97.5 -103 -95.3 -85.1 -82.5 -85.3 -81.6 -95.8 11.7 11.7 11.6 11.4 -102 21.1 3.3 5.3 4.4 38.0 16.9 9.7 36.1 14.2	bits	
X _{TALK}	Crosstalk	Signal crosstalk between channels, $F_{IN1} = 8MHz$, $F_{IN0} = 9.9MHz$		-102		dBc
Power Supply	,					
AI _{DD}	Analog Supply Current			21.1		mA
DI _{DD}	Digital Supply Current	Digital core supply		3.3		mA
O.I.	O to the Consta	2.5V output driver supply, sine wave input, $F_{IN} = 1 \text{MHz}$		5.3		mA
OI _{DD}	Output Driver Supply	2.5V output driver supply, sine wave input, $F_{IN} = 1$ MHz, CLK_EXT disabled		4.4		mA
	Analog Power Dissipation			38.0		mW
	Digital Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1$ MHz, CLK_EXT disabled		16.9		mW
	Total Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1$ MHz, CLK_EXT disabled		54.9		mW
	Power Down Dissipation			9.7		μW
	Sleep Mode 1	Power Dissipation, Sleep mode one channel		36.1		mW
	Sleep Mode 2	Power Dissipation, Sleep mode both channels		14.2		mW
Clock Inputs						
	Max. Conversion Rate		40			MSPS
	Min. Conversion Rate				20	MSPS

©2008 CADEKA Microcircuits LLC www.cadeka.com 🛂 7

Electrical Characteristics - CDK2307C

(AV_{DD}=1.8V, DV_{DD}=1.8V, DV_{DDCLK}=1.8V, OV_{DD}=2.5V, 65MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, 13-bit output, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Performance	2					
		$F_{IN} = 8MHz$		73.1		dBFS
CNID	Cinnal to Naine Batin	$F_{IN} = 20MHz$		72.2	73.1 72.2 71.6 70.4 72.0 71.8 70.7 69.6 82.1 84.8 78.7 79.6 -97.3 -101 -90.4 -91.1 -84.2	dBFS
SNR	Signal to Noise Ratio	$F_{IN} = FS / 2$		71.6		dBFS
		$F_{IN} = 40MHz$		70.4		dBFS
		$F_{IN} = 8MHz$		72.0		dBFS
CINAD	Cincollo Naire and Bishatian Balia	$F_{IN} = 20MHz$		71.8		dBFS
SINAD	Signal to Noise and Distortion Ratio	$F_{IN} = FS / 2$		70.7		dBFS
	$F_{IN} = 40MHz$		69.6		dBFS	
		$F_{IN} = 8MHz$		82.1		dBc
CEDD	Continue Free Description	$F_{IN} = 20MHz$		84.8		dBc
SFDR	Spurious Free Dynamic Range	$F_{IN} = FS/2$		78.7		dBc
		$F_{IN} = 40MHz$		79.6		dBc
		$F_{IN} = 8MHz$		-97.3		dBc
LIDO	Consider the University Bisharian	$F_{IN} = 20MHz$		-101		dBc
HD2	Second order Harmonic Distortion	$F_{IN} = FS / 2$		-90.4		dBc
		$F_{IN} = 40MHz$		-91.1		dBc
		$F_{IN} = 8MHz$		-84.2		dBc
LIDO	Third and a Hannaria Bishatian	$F_{IN} = 20MHz$		-90.2 -78.7 -89.7	dBc	
HD3	Third order Harmonic Distortion	$F_{IN} = FS/2$		-78.7		dBc
		$F_{IN} = 40MHz$		-89.7	dBc	
		$F_{IN} = 8MHz$		11.7	bits	
ENOD	Efficiency and provide an of Bits	$F_{IN} = 20MHz$		11.6		bits
ENOB	Effective number of Bits	$F_{IN} = FS/2$		11.5		bits
		$F_{IN} = 40MHz$		72.2 71.6 70.4 72.0 71.8 70.7 69.6 82.1 84.8 78.7 79.6 -97.3 -101 -90.4 -91.1 -84.2 -90.2 -78.7 -89.7 11.7 11.6 11.5 11.3 -97.0 32.8 5.0 8.2 6.6 59.0 25.5 84.5	bits	
X _{TALK}	Crosstalk	Signal crosstalk between channels, $F_{\rm IN1} = 8 {\rm MHz}$, $F_{\rm IN0} = 9.9 {\rm MHz}$		-97.0		dBc
ower Suppl	У					
${\rm AI_{DD}}$	Analog Supply Current			32.8		mA
DI _{DD}	Digital Supply Current	Digital core supply		5.0		mA
Oī	Output Driver Supply	2.5V output driver supply, sine wave input, $F_{\text{IN}} = 1 \text{MHz} \label{eq:Fine_supple}$		8.2		mA
OI _{DD}	Output Driver Supply	2.5V output driver supply, sine wave input, $F_{IN} = 1 \text{MHz, CLK_EXT disabled}$		6.6		mA
	Analog Power Dissipation			59.0		mW
	Digital Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1MHz$, CLK_EXT disabled		25.5		mW
	Total Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1$ MHz, CLK_EXT disabled		84.5		mW
	Power Down Dissipation			9.3		μW
	Sleep Mode 1	Power Dissipation, Sleep mode one channel		55.3		mW
	Sleep Mode 2	Power Dissipation, Sleep mode both channels		20.4		mW
Clock Inputs						
	Max. Conversion Rate		65			MSPS
	Min. Conversion Rate				40	MSPS

©2008 CADEKA Microcircuits LLC www.cadeka.com 🔼 8

Electrical Characteristics - CDK2307D

(AV_{DD}=1.8V, DV_{DD}=1.8V, DV_{DDCLK}=1.8V, OV_{DD}=2.5V, 80MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, 13-bit output, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Performance						
		F _{IN} = 8MHz		72.4		dBFS
CND	Cincollo Maios Balis	$F_{IN} = 20MHz$		72.4 71.8 71.0 70.5 70.7 70.8 70.2 69.6 78.2 79.4 79.1 79.7 -97.2 -94.2 -91.6 -81.8 -78.2 -79.4 -83.0 -79.7 11.5 11.5 11.4 11.3 -95.0 39.7 6.0 9.9 7.8 71.5 30.3 101.8		dBFS
SNR	Signal to Noise Ratio	$F_{IN} = 30MHz$		71.0		dBFS
		$F_{IN} = FS / 2$		70.5		dBFS
		F _{IN} = 8MHz		70.7		dBFS
CINIAD	Cincol to Naise and Distantian Datis	$F_{IN} = 20MHz$		70.8	72.4 71.8 71.0 70.5 70.7 70.8 70.2 69.6 78.2 79.4 79.1 79.7 -97.2 -94.2 -91.6 -81.8 -78.2 -79.4 -83.0 -79.7 11.5 11.5 11.4 11.3 -95.0 39.7 6.0 9.9 7.8 71.5 30.3 101.8	dBFS
SINAD Signal to Noise and Distortion Ratio	$F_{IN} = 30MHz$		70.2		dBFS	
		$F_{IN} = FS / 2$		69.6		dBFS
		$F_{IN} = 8MHz$		78.2		dBc
CEDD	Consideration Description	$F_{IN} = 20MHz$		79.4		dBc
SFDR	Spurious Free Dynamic Range	$F_{IN} = 30MHz$		72.4 71.8 71.0 70.5 70.7 70.8 70.2 69.6 78.2 79.4 79.1 79.7 -97.2 -94.2 -91.6 -81.8 -78.2 -79.4 -83.0 -79.7 11.5 11.5 11.4 11.3 -95.0 39.7 6.0 9.9 7.8 71.5 30.3 101.8	dBc	
		$F_{IN} = FS / 2$		79.7		dBc
		F _{IN} = 8MHz		-97.2		dBc
1100		$F_{IN} = 20MHz$		-94.2		dBc
HD2	Second order Harmonic Distortion	$F_{IN} = 30MHz$		-91.6		dBc
		$F_{IN} = FS/2$		-81.8		dBc
		F _{IN} = 8MHz		-78.2		dBc
1100		$F_{IN} = 20MHz$		79.7 -97.2 -94.2 -91.6 -81.8 -78.2 -79.4 -83.0 -79.7 11.5 11.5 11.4 11.3 -95.0	dBc	
HD3	Third order Harmonic Distortion	$F_{IN} = 30MHz$			dBc	
		$F_{IN} = FS / 2$			dBc	
		F _{IN} = 8MHz		11.5	bits	
		$F_{IN} = 20MHz$			bits	
ENOB	Effective number of Bits	$F_{IN} = 30MHz$	11.5 11.5 11.4	bits		
		$F_{IN} = FS / 2$		72.4 71.8 71.0 70.5 70.7 70.8 70.2 69.6 78.2 79.4 79.1 79.7 -97.2 -94.2 -91.6 -81.8 -78.2 -79.4 -83.0 -79.7 11.5 11.5 11.4 11.3 -95.0 39.7 6.0 9.9 7.8 71.5 30.3 101.8	bits	
X _{TALK}	Crosstalk	Signal crosstalk between channels, $F_{IN1} = 8MHz$, $F_{IN0} = 9.9MHz$		-95.0		dBc
Power Supply	,					
AI _{DD}	Analog Supply Current			39.7		mA
DI _{DD}	Digital Supply Current	Digital core supply		6.0		mA
0.1	O to the Country	2.5V output driver supply, sine wave input, $F_{IN} = 1 MHz$		9.9		mA
OI _{DD}	Output Driver Supply	2.5V output driver supply, sine wave input, $F_{IN} = 1$ MHz, CLK_EXT disabled		7.8		mA
	Analog Power Dissipation			71.5		mW
	Digital Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1$ MHz, CLK_EXT disabled		30.3		mW
	Total Power Dissipation	$OV_{DD} = 2.5V$, 5pF load on output bits, $F_{IN} = 1$ MHz, CLK_EXT disabled		101.8		mW
	Power Down Dissipation			9.1		μW
	Sleep Mode 1	Power Dissipation, Sleep mode one channel		66.4		mW
	Sleep Mode 2	Power Dissipation, Sleep mode both channels		24.1		mW
Clock Inputs				·		
	Max. Conversion Rate		80			MSPS
	Min. Conversion Rate				65	MSPS

©2008 CADEKA Microcircuits LLC www.cadeka.com 🔀 9

Digital and Timing Electrical Characteristics

(AV_{DD}=1.8V, DV_{DD}=1.8V, DV_{DDCLK}=1.8V, OV_{DD}=2.5V, 50 MSPS clock, 50% clock duty cycle, -1 dBFS input signal, 5pF capacitive load, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Clock Inputs	;					
	Duty Cycle		20		80	% high
	Compliance		CMOS, LVDS, LVPECL, Sine Wave			
		Differential input swing	-200		200	mVpp
	Input Range	Differential input swing, sine wave clock input	-800		800	mVpp
	Input Common Mode Voltage	Keep voltages within ground and voltage of OV _{DD}	0.3		V _{OVDD} -0.3	V
	Input Resistance	Differential		TBD		kΩ
	Input Capacitance	Differential		1.7		pF
Timing						
T_{PD}	Start Up Time Active Mode	From Power Down Mode to References has eached 99% of final value			580	clk cycles
T _{SLP}	Start Up Time Mode	From Sleep Mode to Active		0.5		μs
T _{OVR}	Out Of Range Recovery Time			4		clk cycles
T _{AP}	Aperture Delay			0.8		ns
T _{LAT}	Pipeline Delay		12			clk cycles
_	Output Delay (see timing diagram)	5pF load on output bits		4		ns
T_D		10pF load on output bits			TBD	ns
T _{DC}	Output Delay (see timing diagram)	Relative to CLK_EXT		2		ns
Logic Inputs						
1/	High Level Input Voltage	$V_{OVDD} \ge 3.0V$	2			V
V_{IH}		$V_{OVDD} = 1.7V - 3.0V$	0.8 • V _{OVDD}			V
V _{IL}	Low Level Input Voltage	$V_{OVDD} \ge 3.0V$	0		0.8	V
		$V_{OVDD} = 1.7V - 3.0V$	0		0.2 • V _{OVDD}	V
\mathbf{I}_{IH}	High Level Input Leakage Current		-10		10	μΑ
I_{IL}	Low Level Input Leakage Current		-10		10	μΑ
C_{I}	Input Capacitance			3		pF
Logic Output	ts					
V_{OH}	High Level Output Voltage		-0.1 +V _{OVDD}			V
V_{OL}	Low Level Output Voltage				0.1	V
C _L	Max Capacitive Load	Post-driver supply voltage equal to pre-driver supply voltage $V_{OVDD} = V_{OCVDD}$			5	pF
		Post-driver supply voltage above 2.25V (1)		10		pF

Note:

©2008 CADEKA Microcircuits LLC www.cadeka.com 🔼 10

⁽¹⁾ The outputs will be functional with higher loads. However, it is recommended to keep the load on output data bits as low as possible to keep dynamic currents and resulting switching noise at a minimum.




Figure 1. Timing Diagram

Recommended Usage

Analog Input

The analog input to the CDK2307 is done through a switched capacitor track-and-hold amplifier optimized for differential operation. Operation at mid supply common mode voltage is recommended even if performance will be good for the ranges specified. The CM_EXT pin provides a voltage suitable for a common mode voltage reference. The internal buffer for the CM_EXT voltage can be switched off, and driving capabilities can be changed by using the CM_EXTBC control input.

Figure 2 shows a simplified drawing of the input network. The signal source must have sufficiently low output impedance to charge the sampling capacitors within one clock cycle. A small external resistor (e.g. 22Ω) in series with each input is recommended as it helps reducing transient currents and dampens ringing behavior. A small differential shunt capacitor at the chip side of the resistors may be used to provide dynamic charging currents and may improve performance. The resistors form a low pass filter with the capacitor, and values must therefore be determined by requirements for the application.




Figure 2. Input Configuration

DC-Coupling

Figure 3 shows a recommended configuration for DC-coupling. Note that the common mode input voltage must be controlled according to specified values. Preferably, the CM_EXT output should be used as a reference to set the common mode voltage.

The input amplifier could be inside a companion chip or it could be a dedicated amplifier. Several suitable single ended to differential driver amplifiers exist in the market. The system designer should make sure the specifications of the selected amplifier is adequate for the total system, and that driving capabilities comply with the CDK2307 input specifications.




Figure 3. DC-Coupled Input

Detailed configuration and usage instructions must be found in the documentation of the selected driver.

AC-Coupling

A signal transformer or series capacitors can be used to make an AC-coupled input network. Figure 4 shows a recommended configuration using a transformer. Make sure that a transformer with sufficient linearity is selected, and that the bandwidth of the transformer is appropriate. The bandwidth should exceed the sampling rate of the ADC with at least a factor of 10. It is also important to keep phase mismatch between the differential ADC inputs small for good HD2 performance. This type of transformer coupled input is the preferred configuration for high frequency signals as most differential amplifiers do not have adequate performance at high frequencies. Magnetic coupling between the transformers and PCB traces may impact channel crosstalk, and must hence be taken into account during PCB layout.

If the input signal is traveling a long physical distance from the signal source to the transformer (for example a long cable), kick-backs from the ADC will also travel along this distance. If these kick-backs are not terminated properly at the source side, they are reflected and will add to the input signal at the ADC input. This could reduce the ADC performance. To avoid this effect, the source must effectively terminate the ADC kick-backs, or the traveling distance should be very short. If this problem could not be avoided, the circuit in Figure 6 can be used.




Figure 4. Transformer-Coupled Input

Figure 5 shows AC-coupling using capacitors. Resistors from the CM_EXT output, RCM, should be used to bias the differential input signals to the correct voltage. The series capacitor, CI, form the high-pass pole with these resistors, and the values must therefore be determined based on the requirement to the high-pass cut-off frequency.




Figure 5. AC-Coupled Input

Note that startup time from Sleep Mode and Power Down Mode will be affected by this filter as the time required to charge the series capacitors is dependent on the filter cut-off frequency.

If the input signal has a long traveling distance, and the kick-backs from the ADC not are effectively terminated at the signal source, the input network of Figure 6 can be used. The configuration is designed to attenuate the kickback from the ADC and to provide an input impedance that looks as resistive as possible for frequencies below Nyquist. Values of the series inductor will however depend on board design and conversion rate. In some instances a shunt capacitor in parallel with the termination resistor (e.g. 33pF) may improve ADC performance further. This capacitor attenuate the ADC kick-back even more, and minimize the energy traveling towards the source. However, the impedance match seen into the transformer will become worse.




Figure 6. Alternative Input Network

Clock Input And Jitter Considerations

Typically high-speed ADCs use both clock edges to generate internal timing signals. In the CDK2307 only the rising edge of the clock is used. Hence, input clock duty cycles between 20% and 80% is acceptable.

The input clock can be supplied in a variety of formats. The clock pins are AC-coupled internally, and hence a wide common mode voltage range is accepted. Differential clock sources such as LVDS, LVPECL or differential sine wave can be connected directly to the input pins. For CMOS inputs, the CLKN pin should be connected to ground, and the CMOS clock signal should be connected to CLKP. For differential sine wave clock input the amplitude must be at least $1V_{\rm pp}$.

The quality of the input clock is extremely important for high-speed, high-resolution ADCs. The contribution to SNR from clock jitter with a full scale signal at a given frequency is shown in equation 1.

$$SNR_{iitter} = 20 \cdot log (2 \cdot \pi \cdot F_{IN} \cdot \varepsilon_t)$$

where F_{IN} is the signal frequency, and \mathcal{E}_t is the total rms jitter measured in seconds. The rms jitter is the total of all jitter sources including the clock generation circuitry, clock distribution and internal ADC circuitry.

For applications where jitter may limit the obtainable performance, it is of utmost importance to limit the clock jitter. This can be obtained by using precise and stable clock references (e.g. crystal oscillators with good jitter specifications) and make sure the clock distribution is well controlled. It might be advantageous to use analog power and ground planes to ensure low noise on the supplies to all circuitry in the clock distribution. It is of utmost importance to avoid crosstalk between the ADC output bits and the clock and between the analog input signal and the clock since such crosstalk often results in harmonic distortion.

The jitter performance is improved with reduced rise and fall times of the input clock. Hence, optimum jitter performance is obtained with LVDS or LVPECL clock with fast edges. CMOS and sine wave clock inputs will result in slightly degraded jitter performance.

If the clock is generated by other circuitry, it should be retimed with a low jitter master clock as the last operation before it is applied to the ADC clock input.

Digital Outputs

Digital output data are presented in a parallel CMOS form. The voltage on the OV_{DD} pin sets the levels of the CMOS outputs. The output drivers are dimensioned to drive a wide range of loads for OV_{DD} above 2.25V, but it is recommended to minimize the load to ensure as low transient switching currents and resulting noise as possible. In applications with a large fanout or large capacitive loads, it is recommended to add external buffers located close to the ADC chip.

The timing is described in the Timing Diagram section. Note that the load or equivalent delay on CLK_EXT always should be lower than the load on data outputs to ensure sufficient timing margins.

The digital outputs can be set in tristate mode by setting the OE N signal high.

Note that the out of range flags (ORNG) will behave differently for 12-bit and 13-bit output. For 13-bit output ORNG will be set when digital output data are all ones or all zeros. For 12-bit output the ORNG flags will be set when all twelve bits are zeros or ones and when the thirteenth bit is equal to the rest of the bits.

The CDK2307 employs digital offset correction. This means that the output code will be 4096 with the positive and negative inputs shorted together(zero differential). However, small mismatches in parasitics at the input can cause this to alter slightly. The offset correction also results in possible loss of codes at the edges of the full scale range. With "NO" offset correction, the ADC would clip in one end before the other, in practice resulting in code loss at the opposite end. With the output being centered digitally, the output will clip, and the out of range flags will be set, before max code is reached. When out of range flags are set, the code is forced to all ones for over-range and all zeros for under-range.

Data Format Selection

The output data are presented on offset binary form when DFRMT is low (connect to OV_{SS}). Setting DFRMT high (connect to OV_{DD}) results in 2's complement output format. Details are shown in Table 1 on page 14.

The data outputs can be used in three different configurations.

Normal mode:

All 13-bits are used. MSB is Dx_12 and LSB is Dx_0. This mode gives optimum performance due to increased quantization noise.

12-bit mode:

The LSB is left unconnected such that only 12 bits are used. MSB is Dx_12 and LSB is Dx_1. This mode gives slightly reduced performance, due to increased quantization noise.

Reduced full scale range mode:

The full scale range is reduced from $2V_{pp}$ to $1V_{pp}$ which is equivalent to 6dB gain in the ADC frontend. MSB is Dx_11 and LSB is Dx_0. Note that the codes will wrap around when exceeding the full scale range, and that out of range bits should be used to clamp output data. See section Reference Voltages for details. This mode gives slightly reduced performance.

©2008 CADEKA Microcircuits LLC

Table 1: Data Format Description for 2V_{pp} Full Scale Range

Differential Input Voltage (IPx - INx)	Output data: Dx_12 : Dx_0 (DFRMT = 0, offset binary)	Output Data: Dx_12 : Dx_0 (DFRMT = 1, 2's complement)	
1.0 V	1 1111 1111 1111	0 1111 1111 1111	
+0.24mV	1 0000 0000 0000	0 0000 0000 0000	
-0.24mV	0 1111 1111 1111	1 1111 1111 1111	
-1.0V	0 0000 0000 0000	1 0000 0000 0000	

Reference Voltages

The reference voltages are internally generated and buffered based on a bandgap voltage reference. No external decoupling is necessary, and the reference voltages are not available externally. This simplifies usage of the ADC since two extremely sensitive pins, otherwise needed, are removed from the interface.

If a lower full scale range is required the 13-bit output word provides sufficient resolution to perform digital scaling

with an equivalent impact on noise compared to adjusting the reference voltages.

A simple way to obtain $1.0V_{pp}$ input range with a 12-bit output word is shown in the table on page 10. Note that only 2's complement output data are available in this mode and that out of range conditions must be determined based on a two bit output. The output code will wrap around when the code goes outside the full scale range. The out of range bits should be used to clamp the output data for overrange conditions.

Operational Modes

The operational modes are controlled with the PD_N and SLP_N pins. If PD_N is set low, all other control pins are overridden and the chip is set in Power Down mode. In this mode all circuitry is completely turned off and the internal clock is disabled. Hence, only leakage current contributes to the Power Down Dissipation. The startup time from this mode is longer than for other idle modes as all references need to settle to their final values before normal operation can resume.

The SLP_N bus can be used to power down each channel independently, or to set the full chip in Sleep Mode. In this mode internal clocking is disabled, but some low bandwidth circuitry is kept on to allow for a short startup time. However, Sleep Mode represents a significant reduction in supply current, and it can be used to save power even for short idle periods.

The input clock could be kept running in all idle modes. However, even lower power dissipation is possible in Power Down mode if the input clock is stopped. In this case it is important to start the input clock prior to enabling active mode.


Table 2: Data Format Description for 1V_{pp} Full Scale Range


Differential Input Voltage (IPx - INx)	Output data: Dx_11: Dx_0 (DFRMT = 0) (2's Complement)	Out of Range (Use Logical AND Function for &)	Output Data: Dx_11: Dx_0 (DFRMT = 1) (2's Complement)	Out of Range (Use Logical AND Function for &)
> 0.5V	0111 1111 1111	$Dx_12 = 1 \& Dx_11 = 1$	0111 1111 1111	D_12 = 0 & D_11 = 1
0.5V	0111 1111 1111		0111 1111 1111	
+0.24mV	0000 0000 0000		0000 0000 0000	
-0.24mV	1111 1111 1111		1111 1111 1111	
-0.5V	1000 0000 0000		1000 0000 0000	
< -0.5V	1000 0000 0000	Dx_12 = 0 & Dx_11 = 0	1000 0000 0000	Dx_12 = 1 & Dx_11 = 0

©2008 CADEKA Microcircuits LLC www.cadeka.com 🔀 14

Mechanical Dimensions

TQFP-64 Package





	Inches		Millimeters			
Symbol	Min	Тур	Max	Min	Тур	Max
A	-	-	0.047	-	-	-
A ₁	0.002	-	0.006	0.05	-	0.15
A ₂	0.037	0.039	0.041	0.95	1.00	1.05
D		0.472 BSC			12.00 BSC	
D_1		0.393 BSC			10.00 BSC	
E		0.472 BSC		12.00 BSC		
E ₁		0.393 BSC			10.00 BSC	
R ₂	0.003	-	0.008	0.08	-	0.20
R ₁	0.003	-	-	0.08	-	-
θ	0°	3.5°	7°	0°	3.5°	7°
θ_1	0°	-	-	0°	-	-
θ2	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°
С	0.004	-	0.008	0.09	0.20	
L	0.018	0.24	0.030	0.45	0.75	
L ₁		0.039 REF			1.00 REF	
S	0.008	-	-	0.20	-	-
b	0.007	0.008	0.011	0.17	0.20	0.27
е		0.020 BSC			0.520 BSC	
D ₂		0.295		7.50		
E ₂		0.295		7.50		
aaa		0.008		0.20		
bbb		0.008		0.20		
CCC		0.003	0.08			
ddd		0.003	0.08			

NOTE:

- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side.
 D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- D1 and E1 are maxmum plastic body size dimensions including mold mismatch.

 2. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08mm.
- Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07mm for 0.4mm and 0.5mm pitch packages.

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado

T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.





